74ALVC162836A |
RFQ for 74ALVC162836A |
![]() |
| Technical/Catalog Information | 74ALVC162836ADGG,1 |
| Vendor | NXP Semiconductors |
| Category | Integrated Circuits (ICs) |
| Number of Circuits | 20-Bit |
| Package / Case | 56-TSSOP |
| Logic Type | Universal Bus Driver |
| Packaging | Tube |
| Mounting Type | Surface Mount |
| Number of Inputs | - |
| Current - Output High, Low | 12mA, 12mA |
| Supply Voltage | 1.2 V ~ 3.6 V |
| Operating Temperature | -40°C ~ 85°C |
| Voltage - Supply | 1.2 V ~ 3.6 V |
| Drawing Number | * |
| Lead Free Status | Lead Free |
| RoHS Status | RoHS Compliant |
| Other Names | 74ALVC162836ADGG,1 74ALVC162836ADGG,1 |
| Product | Manufacturers | Pack | D/C |
| 74ALVC162836A | - | 99/00+ | TSOP56 |
The 74ALVC162836A is an 20-bit universal bus driver. Data flow is controlled by output enable (OE ), latch enable (LE ) and clock inputs(CP).
When LE is HIGH, the A to Y data flow is transparent. When LE is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flip-flop.
The 74ALVC162836A is designed with 30 _series resistors in both HIGH or LOW output stages.
When OE is LOW the outputs are active. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latch/flip -flop.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Features |
| Wide supply voltage range of 1.2 V to 3.6 V Complies with JEDEC standard no. 8-1A. CMOS low power consumption Direct interface with TTL levels Current drive ±12 mA at 3.0 V MULTIBYTE TMflow-through standard pin-out architecture Low inductance multiple VCC and GND pins for minimum noiseand ground bounce Output drive capability 50 Ωtransmission lines @ 85°C Diode clamps to VCCand GND on all inputs Input diodes to accommodate strong driverstegrated 30termination resistors |